<!Doctype html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
	<meta name="viewport" content="width=device-width, initial-scale=1.0" />
	<title>8.5 Verilog ACC 子程序列表 | 菜鸟教程</title>

  <meta name='robots' content='max-image-preview:large' />
<link rel='stylesheet' id='classic-theme-styles-css' href='../0/classic-themes.min.css?ver=6.2' type='text/css' media='all' />
<link rel="canonical" href="../w3cnote/verilog2-acc-sub.html" />
<meta name="keywords" content="8.5 Verilog ACC 子程序列表">
<meta name="description" content="为保证子程序的原汁原味，避免拉跨拙劣的翻译水平，所有子程序列表均保留英文说明。这里也没有对所有的子程序都进行验证，由于版本或抄写问题，可能会有所疏漏，欢迎指正。建议使用时再仔细研究对应类型的子程序，多多参考其他例子中参数的类型及设置。 ACC 子程序主要分为 5 大类：句柄（handle）、后继（next）、值变链接（VCL）、取值（fetch）、杂项（miscellaneous）、修改（modify）。 句柄子程序 返回类型调用格式及..">
		
	<link rel="shortcut icon" href="https://static.runoob.com/images/favicon.ico">
	<link rel="stylesheet" href="../0/style.css?v=1.170" type="text/css" media="all" />	
	<link rel="stylesheet" href="../0/font-awesome.min.css" media="all" />	
  <!--[if gte IE 9]><!-->
  <script src=""></script>
  <!--<![endif]-->
  <!--[if lt IE 9]>
     <script src=""></script>
     <script src=""></script>
  <![endif]-->
  <link rel="apple-touch-icon" href="https://static.runoob.com/images/icon/mobile-icon.png"/>
  <meta name="apple-mobile-web-app-title" content="菜鸟教程">
</head>
<body>

<!--  头部 -->
<div class="container logo-search">

  <div class="col search row-search-mobile">
    <form action="index.php">
      <input class="placeholder" placeholder="搜索……" name="s" autocomplete="off">
      
    </form>
  </div>

  <div class="row">
    <div class="col logo">
      <h1><a href="../">菜鸟教程 -- 学的不仅是技术，更是梦想！</a></h1>
    </div>
        <div class="col right-list"> 
    <button class="btn btn-responsive-nav btn-inverse" data-toggle="collapse" data-target=".nav-main-collapse" id="pull" style=""> <i class="fa fa-navicon"></i> </button>
    </div>
        
    <div class="col search search-desktop last">
      <div class="search-input" >
      <form action="//www.runoob.com/" target="_blank">
        <input class="placeholder" id="s" name="s" placeholder="搜索……"  autocomplete="off" style="height: 44px;">
      </form>
      
      </div>
    </div>
  </div>
</div>



<!-- 导航栏 -->
<div class="container navigation">
    <div class="row">
        <div class="col nav">
            

                        <ul class="pc-nav" id="note-nav">
                <li><a href="../">首页</a></li>
                <li><a href="../w3cnote">笔记首页</a></li>
                <li><a href="../w3cnote/android-tutorial-intro.html" title="Android 基础入门教程">Android</a></li>
                <li><a href="../w3cnote/es6-tutorial.html" title="ES6 教程">ES6 教程</a></li>
                <li><a href="../w3cnote/ten-sorting-algorithm.html" title="排序算法">排序算法</a></li>
                <li><a href="../w3cnote/hadoop-tutorial.html" title="Hadoop 教程">Hadoop</a></li>
                <li><a href="../w3cnote/zookeeper-tutorial.html" title="Zookeeper 教程">Zookeeper</a></li>
                <li><a href="../w3cnote/verilog-tutorial.html" title="Verilog 教程">Verilog</a></li>
                <li><a href="../w3cnote_genre/code" title="编程技术">编程技术</a></li> 
                <li><a href="../w3cnote_genre/coderlife" title="程序员人生">程序员人生</a></li>
                
                <!--<li><a href="javascript:;" class="runoob-pop">登录</a></li>
                
                
                        <li>
                <a style="font-weight:bold;" href="../linux/linux-tutorial.html#yunserver" target="_blank" onclick="_hmt.push(['_trackEvent', 'aliyun', 'click', 'aliyun'])" title="kkb">云服务器</a>
                </li>
                <li><a href="http://gk.link/a/104mQ" target="_blank" style="font-weight: bold;"onclick="_hmt.push(['_trackEvent', '极客时间', 'click', 'jike'])" title="我的圈子">极客时间</a></li>
            
                
                <li><a target="_blank" href="../shoppinglist" rel="nofollow">知识店铺</a></li> 
        -->
            </ul>
                        
              
            <ul class="mobile-nav">
                <li><a href="../w3cnote">首页</a></li>
                <li><a href="../w3cnote_genre/android" target="_blank" title="Android 基础入门教程">Android</a></li>
                <li><a href="../w3cnote/es6-tutorial.html" target="_blank" title="ES6 教程">ES6</a></li>
                <li><a href="../w3cnote_genre/joke" target="_blank" title="程序员笑话">逗乐</a></li>
                
                <a href="javascript:void(0)" class="search-reveal">Search</a> 
            </ul>
            
        </div>
    </div>
</div>


<!--  内容  -->
<div class="container main">
	<div class="row">

		<!--  Android 基础入门教程 start  -->
	<div class="col left-column" style="display:none;">
		<div class="tab">Verilog 高级教程</div>
		<div class="sidebar-box gallery-list">
			<div class="design" id="leftcolumn">  
			</div> 
		</div> 
	</div>
	<!--  Android 基础入门教程 end  -->
		<div class="col middle-column big-middle-column">
	 			<div class="article">
			<div class="article-heading">
				<h2>8.5 Verilog ACC 子程序列表</h2>				<h3><em>分类</em> <a href="../w3cnote_genre/verilog2" title="Verilog 教程高级篇" >Verilog 教程高级篇</a> </h3>
			</div>
			<div class="article-body note-body">
				<div class="article-intro">
					<p>为保证子程序的原汁原味，避免拉跨拙劣的翻译水平，所有子程序列表均保留英文说明。这里也没有对所有的子程序都进行验证，由于版本或抄写问题，可能会有所疏漏，欢迎指正。建议使用时再仔细研究对应类型的子程序，多多参考其他例子中参数的类型及设置。</p><p>
ACC 子程序主要分为 5 大类：句柄（handle）、后继（next）、值变链接（VCL）、取值（fetch）、杂项（miscellaneous）、修改（modify）。</p>
<h3>句柄子程序</h3>
<table class="reference"><thead><tr><th style="text-align:left;width:8%"><span>返回类型</span></th><th style="text-align:left;"><span>调用格式及说明</span></th></tr></thead><tbody><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_handle_by_name(char *name, handle scope)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the handle to any named object based on its name and scope</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_handle_calling_mod_m()</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get a handle to the module containing the instance of the user-deﬁned system task or function that called the PLI application.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_handle_condition(handle object)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get a handle to the conditional expression of a module path, data path, or timing check terminal</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_handle_conn(handle terminal)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the handle to the net connected to a primitive terminal, path terminal, or timing check terminal.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_handle_datapath(handle modpath)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get a handle to a data path for an edge-sensitive module path.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_handle_hiconn(handle port)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the hierarchically higher net connection to a scalar module port or a bit-select of a vector port.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_handle_interactive_scope()</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get a handle to the current interactive scope of the software tool.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_handle_loconn(handle port)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Gets the hierarchically lower net connection to a scalar module port or a bit-select of a vector port.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_handle_modpath(handle module, char *source, char  *dest, handle source, handle dest)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Gets a handle to a module path whose source are specified.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_handle_notifier(handle tchk)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the notiﬁer reg associated with a particular timing check.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_handle_object(char *name)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get a handle for any named object.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_handle_parent(handle object)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get a handle for the parent primitive instance or module instance of an object.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_handle_path(handle output, handle input)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get a handle to an intermodule path that represents the connection from an output or inout port to an input or inout port.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_handle_pathin(handle path)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get a handle for the ﬁrst net connected to a module path source.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_handle_pathout(handle path)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get a handle for the ﬁrst net connected to a module path destination.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_handle_port(handle module, int port_index)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get a handle for a module port, based on the position of the port.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_handle_scope(handle object)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get a handle to the scope that contains an object.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_handle_simulated_net(handle collapsed_net_handle)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the simulated net associated with the collapsed net passed as an argument.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_handle_tchk(handle module, int tchk_type, char *conn_name1, int edge_type1, char *conn_name2, int edge_type2, handle conn_name1_handle, handle conn_name2_handle)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get a handle for the speciﬁed timing check of a module (or cell).</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_handle_tchkarg1(handle tchk)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get a handle for the timing check terminal connected to the ﬁrst argument of a timing check.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_handle_tchkarg2(handle tchk)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get a handle for the timing check terminal connected to the second argument of a timing check.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_handle_terminal(handle primitive, int terminal_index)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get a handle for a primitive terminal based on the position of the primitive terminal.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_handle_tfarg(int arg_num)</span><br><span>◆acc_handle_itfarg(int arg_num, handle instance)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get a handle for the speciﬁed argument of a user-deﬁned system task or function that invokes the PLI routine.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_handle_tfinst()</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get a handle to the current user-deﬁned system task or function call.</span></td></tr></tbody></table>
<h3>
后继子程序</h3>
<table class="reference"><thead><tr><th style="text-align:left;width:8%"><span>返回类型</span></th><th style="text-align:left;"><span>调用格式及说明</span></th></tr></thead><tbody><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_next(int object_type_array, handle reference, handle object)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get handles to objects of each type speciﬁed in an array within the reference scope.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_next_bit(handle reference, handle current_bit)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get handles to bits in a port or expanded vector.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_next_cell(handle reference, hand current_cell)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get handles to cell instances within a region that includes the entire hierarchy below a module.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_next_cell_load(handle reference, hand current_cell_load)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get handles for cell loads on a net.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_next_child(handle reference, handle current_child)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get handles for children of a module.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_next_driver(handle reference, handle current_driver)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get handles to primitive terminals that drive a net.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_next_hiconn(handle referenct, handle current_net)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get handles for hierarchically higher net connections to a module port.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_next_input (handle reference, handle current_terminal)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get handles to input path terminals of a module path, source terminals of a data path, or the terminals of a timing check.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_next_load(handle reference, handle current_load)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get handles to primitive terminals driven by a net.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_next_loconn(handle reference, handle current_net)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get handles to hierarchically lower net connections to a port of a module.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_next_modpath(handle reference, handle path)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get handles to module paths of a module.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_next_net(handle reference, handle curretn_net)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get handles to nets in a module.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_next_output(handle reference, handle current_terminal)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get handles to output path terminals of a module path or data path.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_next_parameter(handle reference, handle current_parameter)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get handles to parameters within a module.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_next_port(handle reference, handle current_port)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Gets handles to the ports of a module, or to ports which are connected to a given net or reg.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_next_portout(handle reference, handle current_port)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get handles to output or inout ports of a module.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_next_primitive(handle reference, handle current_primitive)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get handles to gates, switches, or user-deﬁned primitives (UDPs) within a module.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_next_scope(handle reference, handle current_scope)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get handles to hierarchy scopes within a scope.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_next_specparam(handle reference, handle current_specparam)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get handles to specify block parameters within a module.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_next_tchk(handle reference, handle timing_check)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get handles to timing checks within a module.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_next_terminal(handle reference, handle terminal)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get handles to terminals of a gate, switch, or user-deﬁned primitive.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_next_topmod(handle top_module)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get handles to top-level modules.</span></td></tr></tbody></table>
<h3>
值变链接子程序</h3>
<table class="reference"><thead><tr><th style="text-align:left;width:8%"><span>返回类型</span></th><th style="text-align:left;"><span>调用格式及说明</span></th></tr></thead><tbody><tr><td style="text-align:left;"><span>void</span></td><td style="text-align:left;"><span>◆acc_vcl_add(handle object, C_function unquoted name, char *user_data, int vcl_flag)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Set a callback to a consumer routine with value change information whenever an object changes value.</span><br><span>consumer_routine() is the unquoted name of a C function to be called.</span></td></tr><tr><td style="text-align:left;"><span>void</span></td><td style="text-align:left;"><span>◆acc_vcl_delete(handle object, C_function consumer_routine() , char *user_data, int vcl_flag)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Removes a VCL callback monitor.</span><br><span>consumer_routine() is the unquoted name of a C function to be called.</span></td></tr></tbody></table>
<h3>取值子程序</h3>
<table class="reference"><thead><tr><th style="text-align:left;width:8%"><span>返回类型</span></th><th style="text-align:left;"><span>调用格式及说明</span></th></tr></thead><tbody><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_fetch_argc()</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the number of command-line arguments supplied with a Verilog software tool invocation.</span></td></tr><tr><td style="text-align:left;"><span>char *</span></td><td style="text-align:left;"><span>◆acc_fetch_argv()</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get an array of character pointers that make up the command-line arguments for a Verilog software product invocation.</span></td></tr><tr><td style="text-align:left;"><span>double</span></td><td style="text-align:left;"><span>◆acc_fetch_attribute(handle object, char *attribute, double default)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the value of a parameter or specparam named as an attribute in the Verilog source description.</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_fetch_attribute_int(handle object, char *attribute, int default)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the integer value of a parameter or specparam named as an attribute in the Verilog source description.</span></td></tr><tr><td style="text-align:left;"><span>char *</span></td><td style="text-align:left;"><span>◆acc_fetch_attribute_str(handle object, char *attribute, char *default)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the value of a parameter or specparam named as an attribute in the Verilog source description.</span></td></tr><tr><td style="text-align:left;"><span>char *</span></td><td style="text-align:left;"><span>◆acc_fetch_defname(handle object)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the deﬁnition name of a module instance or primitive instance.</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_fetch_delay_mode(handle module)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the delay mode of a module instance.</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_fetch_delays(handle object, double *rise_delay, double *fall_delay, double *trunoff_delay)</span><br><span>◆acc_fetch_delays(handle object, double *rise_delay, double *d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get existing delays for primitives, module paths, timing checks, module input ports, and intermodule paths.</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_fetch_direction(handle object)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the direction of a port or terminal</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_fetch_edge(handle pathio)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the edge speciﬁer of a module path or timing check terminal.</span></td></tr><tr><td style="text-align:left;"><span>char *</span></td><td style="text-align:left;"><span>◆acc_fetch_fullname(handle object)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the full hierarchical name of any named object or module path.</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_fetch_fulltype(handle object)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the fulltype of an object.</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_fetch_index(handle object)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the index number for a port or terminal.</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_fetch_location(p_location loc_p, handle object)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the location of an object in a Verilog-HDL source ﬁle.</span><br><span>p_location is a data structure, defined in acc_user.h.</span></td></tr><tr><td style="text-align:left;"><span>char *</span></td><td style="text-align:left;"><span>◆acc_fetch_name(handle object)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the instance name of any named object or module path.</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_fetch_paramtype(handle parameter)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the data type of a parameter or specparam.</span></td></tr><tr><td style="text-align:left;"><span>double</span></td><td style="text-align:left;"><span>◆acc_fetch_paramval(handle parameter)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the value of a parameter or specparam.</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_fetch_polarity(handle path)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the polarity of a path.</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_fetch_precision()</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the smallest time precision argument specified in all `timescale compiler directives in a given design.</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_fetch_pulsere(handle object, double *r1, double *e1, double *r2, double *e2, ......, double *r12, double *e12)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get current pulse handling reject_limit and e_limit for a module path, intermodule path or module input port.</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_fetch_range(handle vector, int *msb, int *lsb)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the most signiﬁcant bit and least signiﬁcant bit range values for a vector.</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_fetch_size(handle object)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the bit size of a net, reg, integer, time, real or port.</span></td></tr><tr><td style="text-align:left;"><span>double</span></td><td style="text-align:left;"><span>◆acc_fetch_tfarg(int arg_number)</span><br><span>◆acc_fetch_itfarg(int arg_number, handle tfinst)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the value of the speciﬁed argument of the system task or function associated with the PLI application; the value is returned as a double-precision number</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_fetch_tfarg_int(int arg_number)</span><br><span>◆acc_fetch_itfarg_int(int arg_number, handle tfinst)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the value of the speciﬁed argument of the system task or function associated with the PLI application; the value is returned as an integer number.</span></td></tr><tr><td style="text-align:left;"><span>char *</span></td><td style="text-align:left;"><span>◆acc_fetch_tfarg_str(int arg_number)</span><br><span>◆acc_fetch_itfarg_str(int arg_number, handle tfinst)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the value of the speciﬁed argument of the system task or function associated with the PLI application; the value is returned as a pointer to a character string.</span></td></tr><tr><td style="text-align:left;"><span>void</span></td><td style="text-align:left;"><span>◆acc_fetch_timescale_info(handle object, p_timescale_info timescale_p)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get timescale information for an object or for an active $timeformat system task invocation.</span><br><span>p_timescale_info is a data structure, defined in acc_user.h.</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_fetch_type(handle object)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the type of an object.</span></td></tr><tr><td style="text-align:left;"><span>char *</span></td><td style="text-align:left;"><span>◆acc_fetch_type_str(int type)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get a string that indicates the type of its argument.</span></td></tr><tr><td style="text-align:left;"><span>char *</span></td><td style="text-align:left;"><span>◆acc_fetch_value(handle object, char *format, s_acc_value *value)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the logic or strength value of a net, reg, or variable</span><br><span>s_acc_value is a data structure, defined in acc_user.h.</span></td></tr></tbody></table>
<h3>杂项子程序</h3>
<table class="reference"><thead><tr><th style="text-align:left;width:8%"><span>返回类型</span></th><th style="text-align:left;"><span>调用格式及说明</span></th></tr></thead><tbody><tr><td style="text-align:left;"><span>void</span></td><td style="text-align:left;"><span>◆acc_close()</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Free internal memory used by ACC routines; reset all conﬁguration parameters to default values.</span></td></tr><tr><td style="text-align:left;"><span>handle *</span></td><td style="text-align:left;"><span>◆acc_collect(handle *next_routine, handle object, int num_of_objects)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Obtain an array of handles for all objects related to a particular reference object; get the number of objects collected.</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_compare_handles(handle object1, handle object2)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Determine if two handles refer to the same object.</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_configure(int config_param, char *config_value)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Set parameters that control the operation of various ACC routines.</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_count(handle *next_routine, handle object)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Count the number of objects related to a particular reference object.</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_initialize()</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Initializes the environment for ACC routines.</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_object_in_typelist(handle object, int object_type_array[])</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Determine whether an object ﬁts a type or fulltype, or special property, as speciﬁed in an input array.</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_object_of_type(handle object, int object_type)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Determine whether an object ﬁts a speciﬁed type or fulltype, or special property.</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_product_type()</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the software product type that is calling the PLI application.</span></td></tr><tr><td style="text-align:left;"><span>char *</span></td><td style="text-align:left;"><span>◆acc_product_version()</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get the version of the software product that is linked to the ACC routines.</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_release_object(handle object)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Deallocate memory allocated by calls to acc_next_input() and acc_next_output().</span></td></tr><tr><td style="text-align:left;"><span>void</span></td><td style="text-align:left;"><span>◆acc_reset_buffer()</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Reset the string buffer to the beginning.</span></td></tr><tr><td style="text-align:left;"><span>handle</span></td><td style="text-align:left;"><span>◆acc_set_interactive_scope(handle scope, int callback_flag)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Set the interactive scope of a software tool.</span></td></tr><tr><td style="text-align:left;"><span>char*</span></td><td style="text-align:left;"><span>◆acc_set_scope(handle module, char *module_name)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Set a scope for acc_handle_object() to use when searching in the design hierarchy.</span></td></tr><tr><td style="text-align:left;"><span>char *</span></td><td style="text-align:left;"><span>◆acc_version()</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Get a pointer to a character string that indicates version number of the ACC routine software.</span></td></tr></tbody></table>
<h3>修改子程序</h3>
<table class="reference"><thead><tr><th style="text-align:left;width:8%"><span>返回类型</span></th><th style="text-align:left;"><span>调用格式及说明</span></th></tr></thead><tbody><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_append_delays(handle object, double *rise_delay, double *fall_delay, double *trunoff_delay)</span><br><span>◆acc_append_delays(handle object, double *d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12)</span><br><span>◆acc_append_delays(handle object, double limit)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Add delays to existing delay on primitives, module paths, intermodule paths, timing checks, and module input ports.</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_append_pulsere(handle object, double *r1, double *e1, double *r2, double *e2, ......, double *r12, double *e12)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Add delays to existing pulse handling reject_limit and e_limit for a module path, intermodule path or module input port.</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_release_object(handle object)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Deallocate memory allocated by calls to acc_next_input() and acc_next_output().</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_replace_delays(handle object, double *rise_delay, double *fall_delay, double *trunoff_delay)</span><br><span>◆acc_replace_delays(handle object, double *d1, d2, d3, d4, d5, d6, d7, d8, d9, d10, d11, d12)</span><br><span>◆acc_replace_delays(handle object, double limit)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Replace existing delays for primitives, module paths, timing checks, module input ports, and inter-module paths.</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_replace_pulsere(handle object, double *r1, double *e1, double *r2, double *e2, ......, double *r12, double *e12)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Replace existing pulse handling reject_limit and e_limit for a module path, intermodule path or module input port.</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_set_pulsere(handle path, double reject_percentage, double e_percentage)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Set the pulse handling values for a module path, intermodule path or module input port as a percentage of the delay.</span></td></tr><tr><td style="text-align:left;"><span>int</span></td><td style="text-align:left;"><span>◆acc_set_value(handle object, p_setval_value value_p, p_setval_delay delay_p)</span></td></tr><tr><td style="text-align:left;">&nbsp;</td><td style="text-align:left;"><span>Set and propagate a value on a reg, variable, user-deﬁned system function or a sequential UDP; procedurally assign a reg or variable; force a reg, variable, or net.</span><br><span>p_setval_value and p_setval_delay are data structure, defined in acc_user.h.</span></td></tr></tbody></table>
<h3>
结构体</h3><p>
下面对 ACC 子程序设计的一些结构体进行说明。</p>
<table class="reference"><thead><tr><th style="text-align:left;width:8%"><span>涉及的函数</span></th><th style="text-align:left;"><span>结构体</span></th></tr></thead><tbody><tr><td style="text-align:left;"><span>acc_fetch_location</span></td><td style="text-align:left;"><span>typedef struct t_location</span><br><span>{</span><br><span>PLI_INT32 line_no;</span><br><span>PLI_BYTE8 *filename;</span><br><span>} s_location, *p_location;</span></td></tr><tr><td style="text-align:left;"><span>p_timescale_info</span></td><td style="text-align:left;"><span>typedef struct t_timescale_info</span><br><span>{</span><br><span>PLI_INT16 unit;</span><br><span>PLI_INT16 precision;</span><br><span>} s_timescale_info, *p_timescale_info;</span></td></tr><tr><td style="text-align:left;"><span>acc_fetch_value</span><br><span>acc_set_value</span></td><td style="text-align:left;"><span>typedef struct t_setval_value</span><br><span>{</span><br><span>PLI_INT32 format;</span><br><span>union</span><br><span>{</span><br><span>PLI_BYTE8&nbsp; &nbsp;     *str;</span><br><span>PLI_INT32&nbsp; &nbsp; &nbsp;   scalar;</span><br><span>PLI_INT32&nbsp; &nbsp; &nbsp;   integer;</span><br><span>double&nbsp; &nbsp; &nbsp; &nbsp;     real;</span><br><span>p_acc_vecval    vector;</span><br><span>} value;</span><br><span>} s_setval_value, *p_setval_value, s_acc_value, *p_acc_value;</span></td></tr><tr><td style="text-align:left;"><span>acc_set_value</span></td><td style="text-align:left;"><span>typedef struct t_setval_delay</span><br><span>{</span><br><span>s_acc_time time;</span><br><span>PLI_INT32&nbsp; model;</span><br><span>} s_setval_delay, *p_setval_delay;</span></td></tr></tbody></table>				</div>
			</div>
			<div class="previous-next-links">
			<div class="previous-design-link">← <a href="../w3cnote/verilog2-acc.html" rel="prev"> 8.4 Verilog ACC 子程序</a> </div>
			<div class="next-design-link"><a href="../w3cnote/verilog2-logic-sumarry.html" rel="next"> 9.1 Verilog 逻辑综合</a> →</div>
			</div>
						<div class="article-heading-ad" id="w3cnote-ad728">
			<script async src=""></script>
			<!-- 移动版 自动调整 -->
			<ins class="adsbygoogle"
			     style="display:inline-block;min-width:300px;max-width:970px;width:100%;height:90px"
			     data-ad-client="ca-pub-5751451760833794"
			     data-ad-slot="1691338467"
			     data-ad-format="horizontal"></ins>
			<script>
			(adsbygoogle = window.adsbygoogle || []).push({});
			</script>
			</div>
			<style>
@media screen and (max-width: 768px) {
	#w3cnote-ad728 {
		display: none;
	}
}
p.note-author {
    border-bottom: 1px solid #ddd;
    font-size: 18px;
    font-weight: bold;
    color: #78a15a;
    padding-bottom: 2px;
    margin-bottom: 4px;
}
</style>
<script>
var aid = 23872;
</script>
	</div>
		
	</div>
	<div class="listcol last right-column">

	<script type="text/javascript">
jQuery(document).ready(function ($){
	var total = $(".membership li").length;
	var left_list = '';
	href = window.location.href;
	
	$(".membership li").each(function(index, value){

		left_list += $(this).html();

		cur_href = $(this).find("a").attr("href");
		cur_obj = $(this);
		
		if(href.match(cur_href) != null) {
			if(index==0) {
				$(".previous-design-link").hide();
			}
			if(index==(total-1)) {
				$(".next-design-link").hide();
			}
			prev_href = cur_obj.prev("li").find("a").attr("href");
			prev_title = cur_obj.prev("li").find("a").attr("title");

			next_href = cur_obj.next("li").find("a").attr("href");
			next_title = cur_obj.next("li").find("a").attr("title");
			if(prev_title) {
				$(".previous-design-link a").attr("href", prev_href);
				$(".previous-design-link a").attr("title", prev_title);
				$(".previous-design-link a").text(prev_title);
			} else {
				$(".previous-design-link").html("");
			}

			if(next_title) {
				$(".next-design-link a").attr("href", next_href);
				$(".next-design-link a").attr("title", next_title);
				$(".next-design-link a").text(next_title);
			} else {
				$(".next-design-link").html("");
			}
		}
	});

	$("#leftcolumn").html(left_list);
});
	</script>
	<div class="sidebar-box cate-list">
	<div class="sidebar-box recommend-here list-link">
	<a href="javascript:void(0);">Verilog 高级教程</a>	</div>
	
	<ul class="membership">
		
	<li><a target="_top" data-id="23639" title="0.1 数字逻辑设计" href="../w3cnote/verilog2-tutorial.html" >0.1 数字逻辑设计</a></li>
	
		
	<li><a target="_top" data-id="23641" title="0.2 Verilog 编码风格" href="../w3cnote/verilog2-codestyle.html" >0.2 Verilog 编码风格</a></li>
	
		
	<li><a target="_top" data-id="23644" title="0.3 Verilog 代码规范" href="../w3cnote/verilog2-codeguide.html" >0.3 Verilog 代码规范</a></li>
	
		
	<li><a target="_top" data-id="23645" title="1.1 Verilog 门的类型" href="../w3cnote/verilog2-gate.html" >1.1 Verilog 门的类型</a></li>
	
		
	<li><a target="_top" data-id="23648" title="1.2 Verilog 开关级建模" href="../w3cnote/verilog2-level-modeling.html" >1.2 Verilog 开关级建模</a></li>
	
		
	<li><a target="_top" data-id="23656" title="1.3 Verilog 门延迟" href="../w3cnote/verilog2-gate-delay.html" >1.3 Verilog 门延迟</a></li>
	
		
	<li><a target="_top" data-id="23673" title="2.1 Verilog UDP 基础知识" href="../w3cnote/verilog2-udp.html" >2.1 Verilog UDP 基础知识</a></li>
	
		
	<li><a target="_top" data-id="23674" title="2.2 Verilog 组合逻辑 UDP" href="../w3cnote/verilog2-udp-logic.html" >2.2 Verilog 组合逻辑 UDP</a></li>
	
		
	<li><a target="_top" data-id="23677" title="2.3 Verilog 时序逻辑 UDP" href="../w3cnote/verilog2-udp-timing.html" >2.3 Verilog 时序逻辑 UDP</a></li>
	
		
	<li><a target="_top" data-id="23685" title="3.1 Verilog 延迟模型" href="../w3cnote/verilog2-delay-type.html" >3.1 Verilog 延迟模型</a></li>
	
		
	<li><a target="_top" data-id="23690" title="3.2 Verilog specify 块语句" href="../w3cnote/verilog2-specify.html" >3.2 Verilog specify 块语句</a></li>
	
		
	<li><a target="_top" data-id="23692" title="3.3 Verilog 建立时间和保持时间" href="../w3cnote/verilog2-setup-hold-time.html" >3.3 Verilog 建立时间和保持时间</a></li>
	
		
	<li><a target="_top" data-id="23701" title="3.4 Verilog 时序检查" href="../w3cnote/verilog2-timing-check.html" >3.4 Verilog 时序检查</a></li>
	
		
	<li><a target="_top" data-id="23708" title="3.5 Verilog 延迟反标注" href="../w3cnote/verilog2-sdf.html" >3.5 Verilog 延迟反标注</a></li>
	
		
	<li><a target="_top" data-id="23714" title="4.1 Verilog 同步与异步" href="../w3cnote/verilog-sync.html" >4.1 Verilog 同步与异步</a></li>
	
		
	<li><a target="_top" data-id="23725" title="4.2 Verilog 跨时钟域传输：慢到快" href="../w3cnote/verilog2-slow2fast.html" >4.2 Verilog 跨时钟域传输：慢到快</a></li>
	
		
	<li><a target="_top" data-id="23729" title="4.3 Verilog 跨时钟域传输：快到慢" href="../w3cnote/verilog2-fast2slow.html" >4.3 Verilog 跨时钟域传输：快到慢</a></li>
	
		
	<li><a target="_top" data-id="23731" title="4.4 Verilog FIFO 设计" href="../w3cnote/verilog2-fifo.html" >4.4 Verilog FIFO 设计</a></li>
	
		
	<li><a target="_top" data-id="23739" title="5.1 Verilog 复位简介" href="../w3cnote/verilog2-reset.html" >5.1 Verilog 复位简介</a></li>
	
		
	<li><a target="_top" data-id="23743" title="5.2 Verilog 时钟简介" href="../w3cnote/verilog2-clock.html" >5.2 Verilog 时钟简介</a></li>
	
		
	<li><a target="_top" data-id="23757" title="5.3 Verilog 时钟分频" href="../w3cnote/verilog2-clock-division.html" >5.3 Verilog 时钟分频</a></li>
	
		
	<li><a target="_top" data-id="23768" title="5.4 Verilog 时钟切换" href="../w3cnote/verilog2-clock-switch.html" >5.4 Verilog 时钟切换</a></li>
	
		
	<li><a target="_top" data-id="23779" title="6.1 Verilog 低功耗简介" href="../w3cnote/verilog2-low-power.html" >6.1 Verilog 低功耗简介</a></li>
	
		
	<li><a target="_top" data-id="23788" title="6.2 Verilog 系统级低功耗设计" href="../w3cnote/verilog2-lower-power-design.html" >6.2 Verilog 系统级低功耗设计</a></li>
	
		
	<li><a target="_top" data-id="23792" title="6.3 Verilog  RTL 级低功耗设计（上）" href="../w3cnote/verilog2-rtl-low-power-design-1.html" >6.3 Verilog  RTL 级低功耗设计（上）</a></li>
	
		
	<li><a target="_top" data-id="23796" title="6.4 Verilog RTL 级低功耗设计（下）" href="../w3cnote/verilog2-rtl-low-power-design-2.html" >6.4 Verilog RTL 级低功耗设计（下）</a></li>
	
		
	<li><a target="_top" data-id="23806" title="7.1 Verilog 显示任务" href="../w3cnote/verilog2-display.html" >7.1 Verilog 显示任务</a></li>
	
		
	<li><a target="_top" data-id="23813" title="7.2 Verilog 文件操作" href="../w3cnote/verilog2-file.html" >7.2 Verilog 文件操作</a></li>
	
		
	<li><a target="_top" data-id="23825" title="7.3 Verilog 随机数及概率分布" href="../w3cnote/verilog2-random.html" >7.3 Verilog 随机数及概率分布</a></li>
	
		
	<li><a target="_top" data-id="23847" title="7.4 Verilog 实数整数转换" href="../w3cnote/verilog2-real2int.html" >7.4 Verilog 实数整数转换</a></li>
	
		
	<li><a target="_top" data-id="23851" title="7.5 Verilog 其他系统任务" href="../w3cnote/verilog2-other-task.html" >7.5 Verilog 其他系统任务</a></li>
	
		
	<li><a target="_top" data-id="23862" title="8.1 Verilog  PLI 简介" href="../w3cnote/verilog2-pli-intro.html" >8.1 Verilog  PLI 简介</a></li>
	
		
	<li><a target="_top" data-id="23865" title="8.2 Verilog TF 子程序" href="../w3cnote/verilog2-tf.html" >8.2 Verilog TF 子程序</a></li>
	
		
	<li><a target="_top" data-id="23869" title="8.3 Verilog TF 子程序列表" href="../w3cnote/verilog2-tf-sub.html" >8.3 Verilog TF 子程序列表</a></li>
	
		
	<li><a target="_top" data-id="23870" title="8.4 Verilog ACC 子程序" href="../w3cnote/verilog2-acc.html" >8.4 Verilog ACC 子程序</a></li>
	
		<li>
	8.5 Verilog ACC 子程序列表	</li>
	
		
	<li><a target="_top" data-id="23876" title="9.1 Verilog 逻辑综合" href="../w3cnote/verilog2-logic-sumarry.html" >9.1 Verilog 逻辑综合</a></li>
	
		
	<li><a target="_top" data-id="23882" title="9.2 Verilog 可综合性设计" href="../w3cnote/verilog2-integrated-design.html" >9.2 Verilog 可综合性设计</a></li>
	
	</ul></div>	</div>
</div>


<!-- 底部 -->
<div id="footer" class="mar-t50">
   <div class="runoob-block">
    <div class="runoob cf">
     <dl>
      <dt>
       在线实例
      </dt>
      <dd>
       &middot;<a target="_blank" href="../html/html-examples.html">HTML 实例</a>
      </dd>
      <dd>
       &middot;<a target="_blank" href="../css/css-examples.html">CSS 实例</a>
      </dd>
      <dd>
       &middot;<a target="_blank" href="../js/js-examples.html">JavaScript 实例</a>
      </dd>
      <dd>
       &middot;<a target="_blank" href="../ajx/ajax-examples.html">Ajax 实例</a>
      </dd>
       <dd>
       &middot;<a target="_blank" href="../jquery/jquery-examples.html">jQuery 实例</a>
      </dd>
      <dd>
       &middot;<a target="_blank" href="../xml/xml-examples.html">XML 实例</a>
      </dd>
      <dd>
       &middot;<a target="_blank" href="../java/java-examples.html">Java 实例</a>
      </dd>
     
     </dl>
     <dl>
      <dt>
      字符集&工具
      </dt>
      <dd>
       &middot; <a target="_blank" href="../charsets/html-charsets.html">HTML 字符集设置</a>
      </dd>
      <dd>
       &middot; <a target="_blank" href="../tags/html-ascii.html">HTML ASCII 字符集</a>
      </dd>
     <dd>
       &middot; <a target="_blank" href="https://c.runoob.com/front-end/6939/">JS 混淆/加密</a>
      </dd> 
      <dd>
       &middot; <a target="_blank" href="https://c.runoob.com/front-end/6232/">PNG/JPEG 图片压缩</a>
      </dd>
      <dd>
       &middot; <a target="_blank" href="../tags/html-colorpicker.html">HTML 拾色器</a>
      </dd>
      <dd>
       &middot; <a target="_blank" href="..//c.runoob.com/front-end/53">JSON 格式化工具</a>
      </dd>
      <dd>
       &middot; <a target="_blank" href="..//c.runoob.com/front-end/6680/">随机数生成器</a>
      </dd>
     </dl>
     <dl>
      <dt>
       最新更新
      </dt>
                   <dd>
       &middot;
      <a href="../matplotlib/matplotlib-imread.html" title="Matplotlib imread() 方法">Matplotlib imre...</a>
      </dd>
              <dd>
       &middot;
      <a href="../matplotlib/matplotlib-imsave.html" title="Matplotlib imsave() 方法">Matplotlib imsa...</a>
      </dd>
              <dd>
       &middot;
      <a href="../matplotlib/matplotlib-imshow.html" title="Matplotlib imshow() 方法">Matplotlib imsh...</a>
      </dd>
              <dd>
       &middot;
      <a href="../matplotlib/matplotlib-hist.html" title="Matplotlib 直方图">Matplotlib 直方图</a>
      </dd>
              <dd>
       &middot;
      <a href="../python3/python-func-object.html" title="Python object() 函数">Python object()...</a>
      </dd>
              <dd>
       &middot;
      <a href="../python3/python-ai-draw.html" title="Python AI 绘画">Python AI 绘画</a>
      </dd>
              <dd>
       &middot;
      <a href="../w3cnote/cursor-editor.html" title="神辅助 Cursor 编辑器，加入 GPT-4 让编码更轻松！">神辅助 Cursor ...</a>
      </dd>
             </dl>
     <dl>
      <dt>
       站点信息
      </dt>
      <dd>
       &middot;
       <a target="_blank" href="mailto:admin@runoob.com" rel="external nofollow">意见反馈</a>
       </dd>
      <dd>
       &middot;
      <a target="_blank" href="../disclaimer">免责声明</a>
       </dd>
      <dd>
       &middot;
       <a target="_blank" href="../aboutus">关于我们</a>
       </dd>
      <dd>
       &middot;
      <a target="_blank" href="../archives">文章归档</a>
      </dd>
    
     </dl>
    
     <div class="search-share">
      <div class="app-download">
        <div>
         <strong>关注微信</strong>
        </div>
      </div>
      <div class="share">
      <img width="128" height="128" src="/wp-content/themes/runoob/assets/images/qrcode.png" />
       </div>
     </div>
     
    </div>
   </div>
   <div class="w-1000 copyright">
     Copyright &copy; 2013-2023    <strong><a href="../" target="_blank">菜鸟教程</a></strong>&nbsp;
    <strong><a href="../" target="_blank">runoob.com</a></strong> All Rights Reserved. 备案号：<a target="_blank" rel="nofollow" href="https://beian.miit.gov.cn/">闽ICP备15012807号-1</a>
   </div>
  </div>
  <div class="fixed-btn">
    <a class="go-top" href="javascript:void(0)" title="返回顶部"> <i class="fa fa-angle-up"></i></a>
    <a class="qrcode"  href="javascript:void(0)" title="关注我们"><i class="fa fa-qrcode"></i></a>
    <a class="writer" style="display:none" href="javascript:void(0)"   title="标记/收藏"><i class="fa fa-star" aria-hidden="true"></i></a>
    <!-- qrcode modal -->
    <div id="bottom-qrcode" class="modal panel-modal hide fade in">
      <h4>微信关注</h4>
      <div class="panel-body"><img alt="微信关注" width="128" height="128" src="/wp-content/themes/runoob/assets/images/qrcode.png"></div> 
    </div>
  </div>

 <div style="display:none;">
<script async src="https://www.googletagmanager.com/gtag/js?id=UA-84264393-2"></script>
<script>
  window.dataLayer = window.dataLayer || [];
  function gtag(){dataLayer.push(arguments);}
  gtag('js', new Date());

  gtag('config', 'UA-84264393-2');
</script>
<script>
var _hmt = _hmt || [];
(function() {
  var hm = document.createElement("script");
  hm.src = "https://hm.baidu.com/hm.js?3eec0b7da6548cf07db3bc477ea905ee";
  var s = document.getElementsByTagName("script")[0]; 
  s.parentNode.insertBefore(hm, s);
})();
</script>

</div>
<script>
window.jsui={
    www: 'https://www.runoob.com',
    uri: 'https://www.runoob.com/wp-content/themes/runoob'
};
</script>

<script src=""></script>
<script src=""></script>

</body>
</html>